Abstract-The distinctive switching spikes seen in single memristor circuits can be suppressed in networks of memristors. Instead oscillatory behaviour interrupted by spontaneous irregular bursting spike patterns are observed. An investigation of two and three memistor circuits was undertaken to elucidate the origin and nature of these rich dynamics. No spiking or oscillations are seen in circuits where all the memristors are arranged with matching polarity. Spiking is seen in circuits where memristors are arranged anti-parallel. These dynamics may be due to increased sensitivity to initial conditions or deterministic chaos and are potentially useful for neuromorphic computing.
I. INTRODUCTION
The memristor is the fourth fundamental circuit element which was predicted to exist from symmetry arguments in 1971 [1] and it is a two terminal passive device. The memristor has been proposed as a route to neuromorphic or brain-like hardware [2] . The relation between memristors and neuromorphic computing dates back to 1976 when Chua and Kang expanded the idea of the memristor to a memristive system (two state variables rather than one) and suggested that the Hodgkin-Huxley model of the nerve axon could be improved by incorporating memristors in place of the non-linear timedependent resistors [3] : an idea that wasn't demonstrated until 2012 [4] , [5] . Meanwhile the scientific community has concentrated on the idea of using memristors as synapses rather than axons: simulations have shown that memristive connections could be used to reproduce spike-time dependent plasticity [6] and even implemented as synapses in evolved spiking networks simulations [7] . Recently, it has been noted that both our and other group's memristors possess a currentspike response to a change in voltage [8] .
When building multi-memristor systems, it is sensible to look at which circuits are designed by theorists and tested by simulationists for use with memristors; overwhelmingly they investigate the Chua circuit. As the original Chua circuit [9] was created to demonstrate that chaos was a real phenomena (not merely due to rounding errors in the computer simulations) and it has been suggested [5] that neurons are poised at the edge of chaos, to try to make neuromorphic circuits it is worth investigating chaotic dynamics (and the related field of complexity).
There have been a plethora of different versions of and alterations to the Chua circuit, as summarized in [10] , but the simplest version built [11] consists of one inductor, one resistor, two capacitors and a component called Chua's diode which is a non-linear circuit element usually fabricated from several other circuit components including op amps. Itoh and Chua were the first to replace Chua's diode with a memristor [12] ; they worked with the concept of an active memristor (a memristor is a passive device, but a circuit of a negative resistance and memristor can be viewed as an active memristor). There have been many papers since detailing the rich behaviour and chaotic properties of Chua circuits containing memristors (eg. [13] , [14] , [15] and [16] ). These contain simulations which use Chua's equations for the perfect theoretical memristor and the electronic experiments replaced the memristor with a circuit equivalent, presumably due to the difficulty in obtaining an actual memristor to use. A step forward in the direction of real world functionality was Buscarino's paper [17] where Chua's diode in Chua's circuit was modelled using Strukov et al's phenomenological model [2] which is based on real world measurables and relates to a real memristor. The resulting simulation demonstrated chaotic behaviour. That paper used a pair of Strukov memristors connected in anti-parallel to give a symmetrical I − V curve as a replacement for Chua's diode. They then used a voltage frequency that took the memristor to its limits (i.e. maximum and minimum resistance) to introduce asymmetry and richer behaviour. However, it is not known whether the chaotic behaviour they observed in their simulations arose from the memristors or from the interaction of the errors in the model, which (even with windowing functions) is weakest at the edges of the memristor. Despite this, paper [17] represents an important step towards modelling real world memristor systems.
Hewlett-Packard (HP) have created what they term a 'neuristor': a circuit consisting of two memristors and two capacitors (and a load resistor) which they stated gave 'brainwave'-like dynamics from a constant voltage source [18] . This circuit also had the memristors in anti-parallel. Another area of interest is how few components a chaotic circuit can be made with: A recent paper [19] suggested that the simplest circuit capable of producing chaos could be made with three components: a capacitor, an inductor and a memristor. According to Chua [1] the linear combination of memristors in a circuit with only one input and one output to that circuit is indistinguishable from a memristor with a memristance value calculable by standard series and parallel resistor adding rules ('A 1-port containing only memristors is equivalent to a memristor' [1] ), i.e. the memristors add up in series and in parallel similarly to resistors, which would suggest that a circuit made up of only memristors would be a trivial circuit.
Thus, it looks like a circuit should contain capacitors and inductors in addition to memristors (and resistors) for us to observe interesting dynamics.
From behaviour observed in our lab [8] we decided to test combinations of memristors in circuits as we expected this might give rise to rich enough behaviour we wouldn't require the further complications of adding in capacitors, op amps or other circuit elements. In this paper we are interested in neuromorphic computing and the possible appearance of chaotic behaviour. Therefore we chose to study the effects of interacting memristors using real world memristors. Our memristors are titanium dioxide sol-gel memristors as described in [20] . Our Al-TiO 2 -Al memristors come in two types: A. curved memristors which are non-linear over their whole voltage range and B: triangular memristors which have an Ohmic low resistance state [20] . The curved memristors are thought to operate by a bulk mechanism and are closer to Chua's theoretical memristors. The triangular memristors are thought to to operate via a filamentary mechanism and are memristive systems where the second state variable is the connection state of the filament [21] .
We shall investigate how pairs of memristors interact and test the assertion that two memristors in series (or parallel) addressed only by their joint one port entry (ie there is one wire coming out and going in to that part of the circuit) are indistinguishable from a single memristor. We will look at several different memristor circuits.
II. METHODOLOGY
All experiments were performed with a Keithley 2400 Sourcemeter. For the I − t curves, the memristor circuits were taken to +0.4V for 1000 timesteps or 1.06s, the voltage source was then switched to 0V and data gathered for a further 100 timesteps. For the slow I-V test, a sinusoidal voltage of 1600 timesteps of 2s was used to see how the system would respond to a slow change. Voltages were kept very low to avoid the creation of filaments via Joule heating which would lead to filamentary memristors switching into lower resistance states.
III. SINGLE MEMRISTOR CIRCUITS
When voltage is changed we expect the current response to be a current spike, as this has been seen in all our tests [8] and this is the d.c. action of memristors (forthcoming paper). For the long time experiments shown later in this paper, the single memristor response is shown in Figure 1 . The spike from the original voltage switch occurs at the start, and then a negative spike at 1000 timesteps that results from the change from +0.4V→0V can be clearly seen. The signal from the middle section is blown up in Figure 2 to show that there are no oscillations or large spikes in the noise (the spike at the end is the switching spike of the voltage source being turned off).
IV. THREE MEMRISTOR CIRCUITS
A dynamical system can exhibit chaotic behaviour if it has at least three state variables, so we chose to create a circuit with three memristors, which gives us the following three separate state variables, the current through the circuit, and the voltage across two of the memristors (the third being determined by the other two in a system kept at a constant voltage). We suspected that richer behaviour would emerge if a circuit had a large degree of what we term 'constitutional complexity', which is increased if the memristors are different to each other. These differences are provided by having memristors wired up with different polarity and by the number and type of anti-polarity interactions (in our scheme anti-parallel memristors have a different interaction to memristors in series with different polarity). To maximise the number and type antipolarity interactions of the circuit (its compositional complexity), the memristors network was constructed as shown in Figure 3 : two memristors in series in reversed order, with one in parallel to the two in series. It was thought that the memristors would spike with the change of voltage and this would cause a change in resistance within a single memristor, which, with this circuit set-up would lead to a voltage change across the other memristors and thus further spikes. We used filamentary memristors for this circuit because in our understanding [21] these memristors have both a bulk and filamentary memristance and are thus have a wider range of behaviour. Fig. 3 . A three memristor circuit with two opposite polarity interactions and one same polarity interaction. Fig. 4 . The current response for the three memristor circuit shown in Figure 3 . There seems to be an oscillatory behaviour as well as periods of spiking that resembles spike-trains in neural networks.
Typical results for this circuit (under the same voltage input as used above) are given in Figure 4 . Comparing this with the expected curve in Figure 1 for one memristor shown in Figure 1 , we can see differences. The large spike at the start has vanished, as has the one at the end. We see oscillations in the base line, with spontaneous spiking overlaid over the top. Figure 5 shows a later run where we see sections of oscillations of different frequency. Several runs of this circuit were done to see if there was a repetition in the spiking pattern and thus if the circuits were following long-term periodic dynamics, this was not the case.
V. TWO MEMRISTOR CIRCUITS
To try and understand these dynamics, two 2 memristor circuits which are sub-circuits of the 3 memristor circuit were made: A, two memristors in parallel, see Figure 6 ; B, two memristors in series with antipolarity, see Figure 7 . The memristors in parallel have has some spikes and faster oscillation, the memristors in series with anti-polarity have faster oscillations and more spikes. These data show that two memristor circuits can produce rich behaviour with spikes and oscillations, however the behaviour is not as rich as that seen with three memristors (and we suspect not as stable). 
VI. TESTING MEMRISTOR CIRCUIT RULES USING CURVED MEMRISTORS.
Do these results mean that multi-memristors circuits do not combine as expected? Not necessarily. We decided to repeat the tests with three curved memristors which are closer to the theoretical perfect Chua memristors (type A from paper [20] ). We specifically chose three memristors that had similar looking I − V curves that operated over a similar current range to try and decrease the compositional complexity of the circuit. Figure 8 shows the same memristors with the circuit diagram as shown in Figure 3 , and the output current looks like a single memristor. For these memristors, we found that three memristors in a circuit wired up with the same polarity (i.e. as in 3 but with all memristors wired the same way round) behave qualitatively just like one memristor. For this circuit, we see occasional switching events with a decay which strongly suggests that the more event rich behaviour seen in the other Fig. 7 . I − t curve from two triangular switching memristors in a series circuit wired up with opposite polarity. memristor systems are to do with interacting switching spikes.
We decided to investigate the same two memristor tests as performed above for triangular memristor. For the parallel memristor configuration there is noise and spiking events. The two memristors in antipolarity series is almost functionally the same as a single memristor. Thus, we conclude that 2 memristors in parallel has more compositional complexity than two memristors with opposite polarity in series.
VII. CONCLUSION
If we use similar memristors of the type most like Chua's theoretical memristor, the assertion that circuits containing only memristors is equivalent to a single memristor seems to be true. Intriguingly, this is not the case with filamentary (ReRAM-like) memristors. This suggests that a version of the Chua circuit could be made using only memristors. The emergence of oscillatory dynamics is interesting and shows that a capacitor is not necessarily needed to create such dynamics.
This work suggests that the chaotic dynamics seen in [17] and the oscillatory dynamics seen in [18] could be due to the sub-circuit of two anti-parallel memristors.
